

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Fig. 10

providing a gate insulator on a surface of the semiconductor layer or of the strained Si layer 110

depositing source and drain metal electrodes in a geometric pattern, including
depositing a first metal electrode layer from the group consisting of Al, Er, Gd, Nd, Ti,
and Y, followed by depositing a second metal layer from the group consisting of Ag, Al,
Au, Cr, Cu, Mg, Ni, and Pt, to form an electrode structure 111

annealing the electrode structure at an elevated temperature in an inert atmosphere 112

depositing a gate electrode on the gate insulator between the source and drain
metal electrodes without contacting the source and drain metal electrodes 113

depositing a protective layer of photoresist over the entire Si surface 114

covering the protective layer of photoresist with a metal layer evaporated through
a mask to form a protective mask to cover and mask the individual isolated mesas 115

creating individual isolated mesas, as an array of individual test mesa structures,
of the protective layer to form a protective mask layer on the Si surface with the source,
drain, and gate electrodes residing within the boundaries of the mesas; 116

removing the gate insulator and the semiconductor layers in regions between the
mesas 117

removing the protective mask layer 118

irradiating a Si surface of the test device with light having a wavelength shorter
than the bandgap wavelength of the Si surface 119

Fig. 11




Fig. 9




Fig. 12